Microchip Technology dsPIC33F Family Manual de usuario Pagina 25

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 26
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 24
© 2010 Microchip Technology Inc. DS70205C-page 11-25
Section 11. Timers
Timers
11
11.12 REVISION HISTORY
Revision A (April 2007)
This is the initial released revision of this document.
Revision B (April 2008)
This revision incorporates the following updates:
Notes:
- Added a note in 11.4.3 “Synchronous Counter Mode”, which provides information
on timer operation when configured for External Counter mode (TCS = 1)
- Corrected Note 2 in Figure 11-6. TMR5:TMR2 is changed to TMR5:TMR4
Additional minor corrections such as language and formatting updates are incorporated
throughout the document.
Revision C (January 2010)
This revision incorporates the following updates:
Renamed the Family Reference Manual name from dsPIC33F to dsPIC33F/PIC24H
All references to dsPIC33F in the document are updated to dsPIC33F/PIC24H
Changed all instances of __shadow__ to no_auto_psv in the code examples
Added latch block to Figure 11-1, Figure 11-2, Figure 11-3 and Figure 11-6
Notes:
- Added a shaded note at the beginning of the section, which provides information on
complimentary documentation
- Added the following note in 11.4.1 “Timer Mode”:
The PRx register resets one timer clock period only after the TxIF bit is set
- Added the following note in 11.4.3 “Synchronous Counter Mode” and
11.4.4 “Asynchronous Counter Mode (Type A Timer only)”:
The PRx register resets on the subsequent rising edge of the timer clock input
- Added the following notes in 11.4.1 “Timer Mode”, 11.4.3 “Synchronous Counter
Mode”, and 11.4.4 “Asynchronous Counter Mode (Type A Timer only)”:
The TxIF bit is set one instruction cycle after a period match.
The timer counts PRx times for the first TxIF event and (PRx + 1) times for all subse-
quent TxIF events. For applications in which the asymmetry in interrupt timing is not
acceptable, it is recommended to ignore the first TxIF event after enabling the timer.
Removed Table 11-5: Interrupt Control Register Map
Additional minor corrections such as language and formatting updates are incorporated
throughout the document
Vista de pagina 24
1 2 ... 20 21 22 23 24 25 26

Comentarios a estos manuales

Sin comentarios